# IRM

# Cell Broadband Engine Linux Reference Implementation Application Binary Interface Specification

## Version 1.1

**CBEA JSRE Series** 

Cell Broadband Engine Architecture Joint Software Reference Environment Series



© Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation 2005, 2006

All Rights Reserved
Printed in the United States of America October 2006

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM PowerPC

IBM Logo ibm.com

Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc.

Linux is a trademark of Linus Torvalds in the United States, other countries, or both.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems and Technology Group 2070 Route 52, Bldg. 330 Hopewell Junction, NY 12533-6351

The IBM home page can be found at ibm.com

The IBM semiconductor solutions home page can be found at ibm.com/chips

November 27, 2006



## **Table of Contents**

About This Document Audience Version History	V V V
Related Documentation Bit Notation and Typographic Conventions Used in This Document	v v
1. Introduction	1
2. CBEA Embedded SPE Object Format (CESOF)  2.1. The .toe Section in the SPE Relocatable Object  2.2. The toe Segment in an SPE Executable Object  2.3. Symbol Mangling  2.3.1. Special Symbol Mangling  2.4. CESOF Object Layout  2.4.1. The Embedded SPE ELF Executable Image  2.4.2. The Shadow Section for the SPE toe Segment  2.4.3. The SPE Program Handle Structure  2.5. CESOF Runtime Support	3 3 4 4 5 6 7 8 10
<ol> <li>SPE Execution Environment</li> <li>SPE Program Initialization</li> <li>Segisters</li> <li>SPE Stop-and-Signal Signal Types</li> <li>Externally Assisted SPE Library Calls</li> <li>Setforming an Assisted Call</li> <li>Standardized Library Classes and Call Opcodes</li> <li>Between Standardized Library Classes</li> <li< td=""><td>13 13 13 13 14 14 14 17 17</td></li<></ol>	13 13 13 13 14 14 14 17 17
List of Figures	
Figure 2-1: SPE toe Segment Figure 2-2: CESOF Layout	4 7
List of Tables	
Table 3-1: Initial SPE Register Contents Table 3-2: Reserved Signal Types Table 3-3: 32-Bit Assisted Call Message Table 3-4: Operating-System-Dependent syscall Message	13 14 15 15



## **About This Document**

This document describes particular features of the Cell Broadband Engine <sup>™</sup> (CBE) Linux<sup>®</sup> Reference Implementation Application Binary Interface (ABI). Thus, it supplements the basic ABI specifications cited in "Related Documentation". If the material in this document differs from the *SPU Application Binary Interface Specification*, the content specified here takes precedence.

### **Audience**

This document is intended for system and application programmers who develop language processors and other software tools for the Cell Broadband Engine.

## **Version History**

This section describes significant changes made to the CBE Linux Reference Implementation ABI Specification for each version of the document.

Version Number & Date	Changes
v. 1.1 November 27, 2006	Modifications corresponding to:  LWG_RFC0006 - special symbol mangling, the _EAR_ symbol  LWG_RFC0007 - tag a setting type allowed.
v. 1.0 November 9, 2005	LWG_RFC0007toe section type change     Initial release of this document.

## **Related Documentation**

The following documents provide basic specifications that apply to the Cell Broadband Engine:

PowerPC® Microprocessor Family: The Programming Environments Manual for 64-Bit Microprocessors

PowerPC Microprocessor Family: The Programming Environments Manual for 32-Bit Microprocessors

SPU Application Binary Interface Specification

You can find additional specifications in the *Linux Standard Base Specification for the PPC32 and PPC64 Architectures*. For details about the Linux specification, see <a href="http://www.linuxbase.org/spec">http://www.linuxbase.org/spec</a>.

## Bit Notation and Typographic Conventions Used in This Document

#### **Bit Notation**

Standard bit notation is used throughout this document. Bits and bytes are numbered in ascending order from left to right. Thus, for a 4-byte word, bit 0 is the most significant bit and bit 31 is the least significant bit, as shown in the following figure:





MSB = Most significant bit LSB = Least significant bit

Notation for bit encoding is as follows:

- Hexadecimal values are preceded by 0x. For example: 0x0A00.
- Binary values in sentences appear in single quotation marks. For example: '1010'.

## **Other Typographic Conventions**

In addition to bit notation, the following typographic conventions are used throughout this document:

Convention	Meaning
courier	Indicates programming code, processing instructions, register names, data types, events, file names, and other literals. Also indicates function and macro names. This convention is only used where it facilitates comprehension, especially in narrative descriptions.
courier + italics	Indicates arguments, parameters, and variables, including variables of type const. This convention is only used where it facilitates comprehension, especially in narrative descriptions.
italics (without courier)	Indicates emphasis. Except when hyperlinked, book references are in italics. When a term is first defined, it is often in italics.
blue	Indicates a hyperlink (color printers or online only).



## 1. Introduction

This document defines a standard interface that allows compiled objects to be linked and run on the Linux Reference Implementation for the Cell Broadband Engine without recompilation or recoding. The purpose of this capability is to achieve greater application portability.



## 2. CBEA Embedded SPE Object Format (CESOF)

The Cell Broadband Engine Architecture (CBEA) Embedded Synergistic Processor Element (SPE) Object Format (CESOF) contains three layers. These layers enable an SPE Executable and Linking Format (ELF) executable to participate in the program linking and execution with other PowerPC Processor Element (PPE) ELF objects. The first layer is a new special section, the table of effective-address (.toe) references section, in the SPE relocatable format. The second layer is a segment containing the .toe sections in the SPE executable format. The third layer is the CESOF layout and data structure that embeds the SPE executable in a PPE relocatable. This document describes how CESOF runtime support can interact with the structures in the CESOF object.

## 2.1. The .toe Section in the SPE Relocatable Object

The CESOF introduces a new special SPE ELF section, the .toe section, in the SPE ELF relocatable object. It provides a space to keep the effective-address references (EARs) used by the SPE program. This section plays the central role in extending the PPE symbol space into the SPE symbol space.

Contained in the .toe section is an array of effective-address references from the giving SPE ELF relocatable object. Each effective-address reference is a 16-byte structure that can be specified by the following C structure:

```
typedef struct elf_toe_entry {
        Elf64_Addr ea_value;
        Elf64_Addr ea_info; /* reserved */
} EAR __attribute__ ((aligned(16)));
```

The EAR structures are quadword (16-byte) aligned for faster load-and-store operations into a preferred slot of an SPE register. The structure members are purposely kept the same for both 32-bit and 64-bit PPE runtime environments. This allows the ea\_value to be handled consistently as a 64-bit value in the SPE program. The same SPE binary file can be reused in both 32-bit and 64-bit environments. A programmer still has the option to cast the ea\_value into a 32-bit effective-address when the SPE program is optimized only for a 32-bit environment.

The EAR structure has an 8-byte space, ea\_info, which is reserved for future use. In particular, the SPE program loader can fill in EAR entry-related information for the system runtime environment.

All the EAR structures in the same SPE object are placed consecutively in an array and placed in this special .toe section. This array is usually generated by a compiler or hand-crafted by a programmer using an assembler.

Listed below are the values of a typical .toe section header. It is usually generated by an assembler or compiler back-end:

```
index into the .toe in the .shstrtab section
sh_name:
sh_type:
           SHT NOBITS
sh_flags:
           SHF ALLOC
sh_addr:
sh_offset: the file offset to this section
          the number of EAR entries times 16 bytes
sh_size:
sh link:
            SHN UNDEF
sh_info:
            0
sh_addralign: 0x10 (16)
sh_entsize: 0x10 (16)
```



## 2.2. The toe Segment in an SPE Executable Object

After the SPE objects are linked into the SPE executable image, all .toe sections are collected into a single loadable segment as shown in Figure 2-1. An SPE linker groups all .toe sections consecutively into a loadable segment, PT\_LOAD, in the SPE executable. There is no gap between the adjacent sections in the segment. From the size of the section (that is, the EAR array), the tool can determine the number of EAR entries in this object file. The number of EAR entries is only limited by the available physical local store at runtime.

A .toe section should not exist when there is no effective-address reference. Thus, some linked SPE executables might not have a toe segment if one is not needed. When this loadable segment exists, it is aligned to a 128-byte boundary for better DMA efficiency by the SPE program loader. No sections of other names can be included in this segment. The segment is given a permission of PF\_R.


p\_filesz of the segment is zero. p\_mmseze is the actual array size allocated for the EAR entries.

It is a linking error when more than one EAR definition of symbols has the same name. Those SPE relocatable objects accessing the same effective-address memory object must share the same EAR entry. Another restriction is that a non-EAR symbol must not use the signature "\_EAR\_".

In the final SPE executable, the symbol table section for the EAR variables in the .toe sections must not be stripped off. The CESOF wrapping tool needs the symbol information to create additional elements in the wrapping layer.

The initial values of the EAR entries in the object file are not defined. The SPE loader runtime environment updates the resolved values by overwriting the whole segment before the SPE program starts.

Figure 2-1: SPE toe Segment



## 2.3. Symbol Mangling

The name of the EAR symbol in the local-store space is mangled from the symbol name of the memory object in the effective-address space. The name-mangling scheme establishes the association between two symbols in two different symbol spaces referring to the same global memory object. (Note that an EAR symbol contains only effective-address information and no type information about the referenced memory object. It cannot be dereferenced directly back into an object in the local store without additional compiler runtime support. Such support involves DMA operations between the effective-address space and the local-store space.)

The following C code-segment in an SPE program illustrates a declaration style of EAR entries in a C program, if its compiler supports the section attribute.



```
// EAR entry for the global object g_mem_obj_1
const EAR _EAR_g_mem_obj_1 __attribute__((section (".toe"))) = {0};
// EAR entry for the global object g_mem_obj_2
const EAR _EAR_g_mem_obj_2 __attribute__((section (".toe"))) = {0};
```

If the compiler does not support the special section, a separate piece of assembly code can similarly define these EAR entries as followed:

```
.section .toe
.aliqned 4
_EAR_g_mem_obj_1:
                            .quad 0
                            .quad 0
_EAR_g_mem_obj_2:
                            .quad 0
                            .quad 0
```

The use of the effective-address reference symbol is illustrated by the following SPE DMA operation that copies the content of the global memory object from the effective-address space into the local store. (Note: An SPE compiler runtime environment can use a similar DMA operation to support the de-referencing of an EAR object in the local store.)

```
extern EAR _EAR_g_mem_obj_1;
spu_mfcdma64(ls_buf, (_EAR_g_mem_obj_1.ea_value >> 32) & 0xFFFFFFFF,
      _EAR_g_mem_obj_1.ea_value & 0xFFFFFFFF,
      size_of_the_actual_global_memory_object,
      MFC_GET_CMD);
```

The values of the ea\_value fields are not initialized to any value in the SPE executable image. The CESOF runtime environment updates the actual effective-address values after the SPE executable image is loaded into the local store. See Section 2.4.4 CESOF Runtime Support for a description of the updating mechanism.

Since the mangling algorithm uses the same signature for all the EAR symbols, a tool can distinguish the symbols for the effective-address reference from those for the local-store space. It is a restriction that no other symbols may use names containing this signature.

Below is a typical symbol table entry for an effective-address reference. It is the same as those generated by a compiler or an assembler. Rather than making changes to a linker to generate such

entries, it is simpler and less error-prone to generate assembly code and allow an assembler to generate the section and its associated symbol table entries.

```
st name:
            index "_EAR_<effective_address_obj_name>" in .strtab
           offset to this EAR (multiple of 16 bytes)
st_value:
st_size:
          8 (64-bit value)
st_info:
          (STB_GLOBAL | STT_OBJECT)
st_other:
st_shndx: index to the .toe section
```

#### 2.3.1. Special Symbol Mangling

These symbols establish an association between a symbol in SPE symbol space and a well-known effective address in main storage. These symbols do not mangle the name of an EAR symbol in local-storage space to a symbol name of a memory object in the effective-address space.



#### 2.3.1.1. The EAR Symbol

The \_EAR\_ symbol (without any <effective\_address\_object\_name> suffix) associates this symbol in SPE symbol space and the effective address of the start of the SPE executable image in main storage. This symbol allows an SPE program, such as a kernel or overlay manager, to operate on a program in which it is linked.

The following C code-segment in an SPE program illustrates a declaration style of EAR entries in a C program, if its compiler supports the section attribute.

```
// EAR entry for the starting address of SPE executable image
const EAR _EAR_ __attribute__((section (".toe"))) = {0};
```

If the compiler does not support the special section, a separate piece of assembly code can similarly define these FAR entries as follows:

## 2.4. CESOF Object Layout

A CESOF object is itself an instance of a PPE ELF relocatable object. It encloses the entire SPE executable image as a special section along with an additional wrapping layer to enable the linking and execution process against other PPE ELF objects.


Instead of operating on the SPE executable image directly, the PPE toolchain operates only on the elements in the wrapping layer. This shields the PPE toolchain from linking into a different architectural space. The wrapping layer holds the linking and execution result, whereas the CESOF runtime environment later updates the result into the SPE executable image before an SPE program is executed.

The CESOF object layout of the wrapping elements is illustrated in Figure 2-2. The wrapping layer contains additional elements for linking and execution with other PPE ELF objects.

Figure 2-2 shows three new elements enclosed in a CESOF object: the embedded image of an SPE ELF executable, a shadow section for the SPE toe segment, and a structure, called the SPE program handle, which enables programs to access the previous two elements. The following sections provide detailed specifications.



Figure 2-2: CESOF Layout



#### 2.4.1. The Embedded SPE ELF Executable Image

The SPE executable image is included in a special section called .spe.elf in the CESOF object — a particular operating system toolchain is allowed to rename this section to a name (such as .rodata.speelf) that is consistent with the section naming convention of its linker. We use <code>.spe.elf</code> in this document to refer this special section. To share a single copy of the embedded SPE ELF executable image with several processes in an operating system, the section should be linked into a per-system segment when shared (for example, the text segment of a shared library).

However, the CESOF specification also allows the section to be included in any other segment (for example) the data segment based on the need of the target operating system.

For this image, a local symbol is defined that the SPE program handle (see Section 2.4.3) can reference. This image is aligned to a DMA-boundary (128-byte) for efficient DMA operation.

Its section header must contain the following values:

```
sh_name:
             index into the ".spe.elf" in .shstrtab section
             SHT_PROGBITS
sh_type:
sh_flags:
             SHF_ALLOC
sh_addr:
sh_offset:
             the file offset to this section
sh_size:
             the size of the raw executable image
sh_link:
            SHN_UNDEF
sh_info:
sh_addralign:0x80 (128)
sh_entsize: 0
```



#### 2.4.2. The Shadow Section for the SPE toe Segment

A new section is introduced in the wrapping layer to enable the linking and resolution of the effective-address references of the embedded SPE executable. Its main function is to shadow the toe segment of the embedded SPE executable image so that a PPE linker does not need to directly modify the embedded image. This separation allows the embedded SPE executable image to become position-independent and thus sharable by different processes.

An SPE relocatable object keeps its EAR entries in its .toe section. When the SPE linker links several SPE relocatable objects into the SPE executable, it joins all .toe sections into a toe segment. Subsequently, the whole SPE executable image is included in the <code>.spe.elf</code> section of a CESOF object. Later, when the CESOF object is linked with other PPE relocatable objects, its <code>.spe.elf</code> section should be included in a per-system loadable readonly segment of a linked PPE executable or PPE shared library.

In the case of a shared library, the per-system read-only segment is sharable among different processes in the operating system. In order to maintain its position independency, constructs similar to a global offset table must be used. The shadow section serves a similar purpose for the embedded toe segment. The embedded SPE executable image will remain in the per-system read-only segment, whereas the shadow section is mapped to a memory region that is private for a specific processor.

This shadow section is of the same size and alignment as the toe segment of the embedded SPE executable image. An effective-address reference entry inside the toe segment has the same space and location offset in the shadow section.

The entries in the shadow sections are undefined PPE symbol references that a PPE linker can resolve in the linking process. Because the original symbol names of the EARs used in the SPE executable are mangled with the special signature, the wrapping tool demangles the symbol names.

The demangled symbol names reside in the effective-address symbol space for global memory objects.

Updating the runtime image with the resolved references is straightforward after both the PPE and SPE images are loaded into the system memory and the SPE local-store respectively. Because the shadow section collects all the resolved references, a simple DMA operation from the effective address of the resolved shadow section to the local-store address of the uninitialized SPE toe segment is sufficient to update all the relocated values into the SPE runtime environment.


This shadow section may be included as a .data or .data.spetoe section depending on its linker naming convention and should be mapped into a per-process space. Like the shadowed toe segment, this section is aligned to a DMA boundary for optimal DMA efficiency. Its section header contains the following values:

```
sh_name: index into the ".data" in .shstrtab section
sh_type: SHT_PROGBITS
sh_flags: SHF_ALLOC
sh_addr: 0
sh_offset: the file offset to this section
sh_size: the size of the embedded toe segment
sh_link: SHN_UNDEF
sh_info: 0
sh_addralign:0x80 (128)
sh_entsize: 0x10 (16)
```

For each SPE EAR entry in the toe segment, a wrapping tool must create a corresponding undefined symbol in the shadow section with the symbol name properly demangled. In the case of big-endian, the relocation entry offset is different between the 64-bit and 32-bit environments as shown in Figure 2-3. A wrapping tool must properly handle such differences.



Figure 2-3: 64-Bit Environment versus 32-Bit Environment



Instead of providing an exact specification of the relocation entries for the shadow section, it is clearer to illustrate it by using the following assembly code.

The SPE .toe segment can be defined in the SPE assembly code in this manner:

```
.section .toe, "a", @progbits
.align 4
_EAR_symbol_name_1:
      .quad 0 // EAR entry
      .quad 0
_EAR_symbol_name_2:
      .quad 0 // EAR entry
      .quad 0
```

Below is the PPE assembly code of the shadow section for a 64-bit PPE environment.

```
.section .data, "a", @progbits
.align 7
                       // de-mangled symbol name
.extern symbol_name_1
      .quad symbol_name_1
      .quad 0
      .extern symbol_name_2
      .quad symbol_name_2
      .quad 0
```

Below is the shadow section for a 32-bit PPE (big-endian) environment.

```
.section .data, "a", @nobits
.align 7
.extern symbol_name_1
      .int 0 // offset for 32-bit env.
      .int symbol_name_1
      .quad 0
.extern symbol_name_2
      .int 0
      .int symbol_name_2
      .quad 0
```

If a wrapping tool generates the assembly code above, then a PPE assembler can generate directly the proper relocation entries.



#### 2.4.3. The SPE Program Handle Structure

A handle structure is defined in the CESOF object to allow a PPE programmer to access the SPE program image. It also allows the supporting runtime environment to locate the embedded SPE executable image and the resolved shadowed toe segment. If the CESOF object is linked as shared, the actual content of the handle structure will be relocated only after a process image is properly mapped in the effective-address space. Two symbols, local to each CESOF object, are defined for the embedded SPE executable image and the shadow section respectively: \_spe\_elf\_image and \_spe\_toe\_shadow.

Here is the structure of the SPE program handle in both 32-bit and 64-bit environments:

#### 32-bit environment:

```
typedef struct spe_program_handle {
    int handle_size; // size of(spe_program_handle_t)
    } spe_program_handle_t;
```

#### 64-bit environment:

```
typedef struct spe_program_handle {
      int handle_size;
      int padding;
      void* elf_image;
      void* toe_shadow;
} spe_program_handle_t;
```

The 32-bit handle is 4-byte aligned, and the 64-bit handle is 8-byte aligned.



A 32-bit wrapping tool generates the following code to construct the handle structure:

```
.global spe_program_handle
.align 2
_spe_program_handle:
     .int 12
     .section .spe.elf, "a", @progbits
.align 7
_spe_elf_image:
     .incbin "spe_executable_name"
.section .data, "a", @progbits
.align 7
_spe_toe_shadow:
.extern symbol_name_1
     .int 0 // offset for 32-bit env.
     .int symbol_name_1
     .quad 0
.extern symbol_name_2
     .int 0
     .int symbol_name_2
     .quad 0
```

The CESOF does not specify the symbol name associated with the SPE program. A programmer can specify the symbol name by using the wrapping tool.

A 64-bit layout can be similarly illustrated:

```
.global spe_program_handle
.aliqn 3
_spe_program_handle:
      .int 24
      .int 0
      .quad _spe_elf_image
      .quad _spe_toe_shadow
.section .spe.elf, "a", @progbits
.align 7
_spe_elf_image:
      .incbin "spe_executable_name"
.section .data, "a", @progbits
.align 7
_spe_toe_shadow:
.extern symbol_name_1
      .quad symbol_name_1
      .quad 0
.extern symbol_name_2
      .quad symbol_name_2
      .quad 0
... ...
```



## 2.5. CESOF Runtime Support

Several CESOF runtime supports carry out the proper relocation and execution of CESOF objects. The runtime supports use the SPE program handle to obtain the needed information for the embedded SPE executable.

Loading the embedded SPE executable image into the system memory

Because the embedded SPE executable image is grouped in the loadable segment together with other PPE code or data sections, loading the SPE executable image into the system memory is a direct result of loading the PPE segments.

In the case where a CESOF object is linked in a shared library, the operating system loads only one copy of the persystem segment image in the shared library into the system memory. Hence, the embedded SPE executable image appears only once in the system memory.

#### Locating the SPE executable image

After the SPE executable image is mapped into the system memory, the CESOF runtime environment accesses the image through the SPE program handle structure. The structure contains two pointers pointing to the embedded SPE executable image and the shadow section of its toe segment. Depending on the operating system environment, the pointers in the handle structure can either be a 32-bit or a 64-bit pointer value. The structure is included here again.

```
Typedef struct spe_program_handle {
    int handle_size; // sizeof(spe_program_handle_t)
   } spe_program_handle_t;
```

A symbol is defined for this handle structure by the wrapping tool and is passed on to the CESOF runtime environment by the programmer. Here is an example of its application:

```
extern spe_program_handle_t spe_foo_handle;
spe_pid = spe_create_thread(0, &spe_foo_handle, 0, NULL, -1, 0);
```

#### Loading the SPE executable image

The SPE executable image is an ELF executable object. Its ELF header provides the information for all the SPE segments. The SPE loader uses the information to load the segments from the system memory into the local store of the SPE.

The segments can be copied into the local store by using the proper DMA operations. The DMA operations can be initiated either by the PPE runtime environment or by a bootstrapping loader on the SPE. In either case, parsing the ELF header of the SPE executable image is necessary.

The segments of the SPE executable image are aligned to DMA boundaries; this enables DMA operations to efficiently copy the needed image to the SPE local-store space.

## Loading the resolved toe segment of an SPE executable image

When the SPE loader copies the segments of the SPE executable into the local store, it does not copy the SPE toe segment from the executable because the segment is not relocated by the PPE linker. Instead, the loader loads the shadow section of the CESOF object whose entries are properly relocated by the PPE linker. The shadow section should be mapped to a memory region that is private for a specific processor.

The system memory location of this shadow section is obtained from its SPE program handle. Its size and target local-store address are obtained from the ELF header of the SPE executable image.

Once the shadow section for the toe segment is copied into the local store, the SPE program is ready for execution with the properly relocated effective-address references. It does not matter if the CESOF object is statically or dynamically linked; this loading mechanism works in both cases.



## 3. SPE Execution Environment

This chapter specifies the low-level system information and the conventions adopted in the SPE execution environment that is made available to Synergistic Processor Element (SPE) programs by the operating system.

## 3.1. SPE Program Initialization

This section describes the machine state that the SPE loader creates for the SPE program execution, including argument passing, register usage, and stack frame layout. Although this section does not describe C program initialization, it gives the information necessary to implement the call to the entry point of the SPE program.

#### 3.1.1. Standard Environment

Programming language systems use the initial program state to establish a standard environment for their application programs. For example, the C interface for the SPE's entry point is conventionally declared as follows:

```
extern int
main(unsigned long long spe_id, unsigned long long param,
     unsigned long long env);
```

In this declaration,  $spe\_id$  is a unique SPE task identifier, param is a system memory address to application parameters, and env is a system memory address of runtime environment information.

#### 3.1.2. Registers

When the SPE program is first entered, the contents of registers other than those listed below are unspecified. For security purposes, unspecified registers may be cleared when loading SPE programs of a different process or execution domain. However, a program that requires registers to have specific values must set them explicitly during process initialization. The program should not rely on the loader to set any register other than those shown in Table 3-1.

Table 3-1: Initial SPE Register Contents

Register	Contents
1	Top of the stack, as specified in the Program Initialization section of SPU Application Binary Interface Specification, version 1.3
2	Runtime stack size. This 32-bit unsigned integer is typically saved by the startup code in crt0 and used to check runtime stack overflow.
3	SPE task identifier. This is a 64-bit unsigned integer.
4	System memory pointer. This is a 64-bit pointer to application-defined program parameters.
5	System memory pointer. This is a 64-bit pointer to the SPE task environment structure. The contents of the structure are implementation defined.



## 3.2. SPE Stop-and-Signal Signal Types

The stop instruction contains a 14-bit signal type. When executed, this value is written to bits 0 to 13 in the SPU Status register. These bits are used to specify why a program stopped. The signal types are partitioned as follows:

- Signal types with the most significant bit of '0' are reserved for application use.
- Signal types with the most significant bit of '1' are reserved for runtime or privileged services.

Table 3-2 describes the reserved signal types.

Table 3-2: Reserved Signal Types

Signal Type	Description	
0x0000	Data executed as an instruction.	
0x2000 - 0x20FF	Return from main or exit. Return or exit status is encoded in the least significant byte of the stop and signal types.	
	exit(EXIT_SUCCESS) == 0x2000.	
	exit(EXIT_FAILURE) == 0x2001.	
0x2100 - 0x21FF	Externally assisted PPE library calls. See Section 3.3.2 "Standardized Library Classes and Call Opcodes" for additional details.	
0x3FFE	Stack overflow detected.	
0x3FFF	Debugger breakpoint.	

## 3.3. Externally Assisted SPE Library Calls

Externally assisted SPE library calls are those functions that cannot be fully serviced by the SPE and require the PowerPC Processor Unit (PPU) to assist in their execution since the operating system runs in the PPE. The calls are referred to as assisted calls throughout the remainder of the document.

## 3.3.1. Performing an Assisted Call

To perform an assisted call, the SPE must:

- Construct a local-store memory image as the union of the input and output parameters.
- Copy all input parameters from the registers or the stack into the input/output memory image.
- For assisted functions with a variable argument list, a quadword is added before the first element (element 0) of the parameter image that contains the number of parameters (quadwords) in the variable argument list. For example, consider the following fprintf call:

```
fprintf(stdout, "%f\n", 1.0);
```

The local-store image would look like this:

0	1		
16	stdout		
32	Format *		
48	1	.0	




• Combine the pointer to the local-store input/output memory image with the specific library function opcode to form a 32-bit message. Table 3-3 shows the bit layout for the standard assisted call messages.

Table 3-3: 32-Bit Assisted Call Message

0	7	8	31
	opcode	local store pointer to input/output image	

 Operating-system-dependent system call messages are free to define a different allocation of opcode bits and local-store pointer bits to support a larger set of opcodes. For example, the opcode could be defined to be 12 bits with a 20-bit local-store pointer as shown in Table 3-4.

Table 3-4: Operating-System-Dependent syscall Message



- Place the message into the local-store memory immediately following a stop instruction. The signal type of the stop instruction is chosen according the classification of the library function being performed.
- Signal the PPE to perform the library function on behalf of the SPE by executing the stop and signal instruction.

To service the assisted call, the PPE must:

- Get the assisted call message from the 32-bit local-store word pointed to by the SPE's next program counter (NPC). Remember to strip off the least significant bit, the Interrupt Enable bit, of the NPC when determining the address of the assisted call message.
- Increment the NPC by 4 bytes.
- Dispatch control to the indicated assisted call handler based upon the stop and signal type and opcode specified by the message.
- Get the assisted call parameters from the local-store memory image pointed to by the pointer contained within the assisted call message.
- · Perform the requested assisted library call.
- Place all return values into the local-store memory image pointed to by the pointer contained within the assisted call message. Assisted calls that generate errors, that by standard set the error return value, *errno*, return the value of errno in the third word element of the quadword return value.
- Resume SPE execution at the new NPC.

To complete the assisted call, the SPE must:

- Get the return values from the memory image and place them into the return registers in accordance with the SPU Application Binary Interface Specification.
- If the assisted call is specified to set errno, the return value is tested to determine if an error occurred. If so, the third word element of the return value's quadword is written to the local store's errno variable.

Here is an example that shows how to implement the SPE fopen external assisted call.



```
.extern errno # assumed aligned on 3rd word
                       element
       .text
      .align 2
       .global fopen
fopen:
      # Place input parameters onto the stack to form the
      # local store memory image.
      stqd
              $3, -32(\$sp)
              $4, -16($sp)
      stqd
      # Construct a message consisting of the 8-bit opcode
      # and 24-bit local store pointer to the input
      # parameters and place it following the stop and
      signal
      # instruction.
      ila
              $2, 0x3FFFF
                              # address mask
      ilhu
              $3, FOPEN_CMD << 8
      ai
              $4, $sp, -32
                            # parameter pointer
      selb
              $3, $3, $4, $2 # combine command & address
                              ptr
      brsl
              $2, next
                              # inst addr for pic
                              addressing
next:
      lqr
              $4, message
      cwd
              $2, message-next($2)
              $3, $3, $4, $2 # insert msg into inst qword
      shufb
      stqr
              $3, message
                              # store cmd/ptr into msg
                              word
      dsync
      # Notify the PPE to perform the assisted call
      request
      # by issuing a stop and signal with a signal code of
      # 0x2100 (C99 class)
      stop
              0x2100
message:
      .word
      # Fetch returns value from local store memory image
      # and return in R3. If the return value is 0, then
      # store the return errno into the local errno
      variable
              $3, -32($sp)
      lqd
              $4, errno
      lqa
              $5, $3, 0
      ceq
      rotqmbyi $5, $5, -12
      selb $4, $4, $3, $5
              $4, errno
      sqa
      bi
              $0
                               # return to caller
```



#### 3.3.2. Standardized Library Classes and Call Opcodes

The assisted library calls are classified according to the standard in which they are specified. Each class is assigned a unique stop and signal type.

Table 3-5: Library Classes

Stop type	Standard
0x2100	ISO/IEC C Standard 9899:1999 (C99)
0x2101	POSIX.1 (IEEE Standard 1003.1)
0x2102	POSIX.4
0x2103	Operating-System-Dependent system calls

The opcodes for each library class are assigned and registered as needed.

#### 3.3.3. Pointer Parameters

Pointer parameters can be either local-store pointers (32-bits) or effective-address (EA) pointers (64-bits). The opcode registry shall specify the type of pointer for each opcode that contains pointer parameters. Therefore, it is possible that two versions of assisted calls will be provided—one with local-store pointer parameters, and one with EA pointer parameters.

#### 3.3.4. Debugger Considerations

Since assisted library calls introduce data within the SPE's instruction sequence, special accommodations must be made within debuggers in order to successfully support single stepping.

Debugger single step is typically implemented by replacing the next instruction with a stopd instruction. The next instruction depends upon the current instruction and the state of the registers.

For example, if the current instruction is the conditional branch instruction, brz, then the next instruction can be either the next sequential instruction (PC+4) or the instruction of the branch address specified by the instruction, depending upon the value of the specified register. Therefore, debuggers must be aware of the current instruction in order to determine the next instruction in which to place the next stopd instruction.

Externally assisted library calls introduce additional instructions that debuggers must be aware of in order to correctly predict the next instruction. If the current instruction is a stop and signal instruction with a type of 0x2100 through 0x21FF, then the next instruction is PC+8, not the next sequential instruction, PC+4.

**END OF DOCUMENT**